

COLLEGE OF ENGINEERING, PUNE

(An Autonomous Institute of Government of Maharashtra.) SHIVAJI NAGAR, PUNE - 411 005

END SEMESTER EXAMINATION ET (DE)- 14004 RISC Microcontrollers and DSP Processors

Course: B.Tech.

Semester: VII

Branch: Electronics & Telecommunication

Engineering

Max Marks: 60

MIS no:

Date: Nov 2014 28 NOV 2014
Time: 2 to 5 p.m.

Year: 2014-2015 Duration: 3 Hours

Instructions:

1. Figures to the right indicate the full marks. 2. Mobile phones and programmable calculators are strictly prohibited.

3. Writing anything on question paper is not allowed.

4. Exchange/Sharing of anything likes stationery, calculator is not allowed.

5. Assume suitable data if necessary.

6. Write your MIS Number on Question Paper

7. Draw neat diagrams wherever necessary.

8. All questions are compulsory.

(a) How instruction pipelining improve throughput in P-DSPs? Explain the (5) Q.1 approach with the help of pipeline having depth of four.

(b) Name various special addressing modes in P-DSPs and explain Short (5) Immediate and Memory-mapped addressing modes in details.

The functional units in the following instruction are missing. List the same and (6) Q.2 (a) explain your answer for 'C6X DSP processor family

[B1] B ??? LOOP

LDW ??? *+A0[1],A1

MPY ??? B2,A1,B4

ADD ??? A0,B1,A2

- You are given (x,y) coordinates of two points as (4,4) and (12,12) respectively. (4) Using TMS320C6713 DSP processor instruction set, develop an assembly code to compute Euclidian distance between the two points.
- (a) How various operations are simplified by BIT-BAND operation in the Cortex- (4) Q.3M3 processor? Explain.
 - With the help of example showing contents of registers, SP,LR, memory, (6) special registers before and after execution. Explain following instructions in Cortex-M3.
 - (i) MOV R1,# 'G'
 - (ii) LDRH Rd, [Rn, #offset]
 - (iii) ANDS R0,R0,R1
 - (iv) STMIA .W R8!, {R0-R3}
 - (v) BL Print Text

- Q.4 (a) State functions carried by PRIMASK, FAULTMASK and BASEPRI Registers (6) used to disable exceptions in Cortex-M3.
 (b) Justify the necessity of the Two-Stack Model in Cortex-M3.
 Q.5 (a) Write and Explain C Program to send text message "Good Afternoon" to a (6)
 - consol through the UART in the Cortex-M3.

 (b) Explain how Memory management faults are handled by various system (4) exceptions in the Cortex-M3
- Q.6 (a) Explain the functions carried by Program fetch unit, Instruction dispatch unit (5) and Instruction decode unit in the Central Processing Unit of 'C6X device.
 - (b) What is Fuzzification and Defuzzification in a fuzzy logic based Embedded (5) Controllers?

OR

- (b) Differentiate between-
 - (i) Fuzziness and Probability
 - (ii) Fuzzy Logic and Multiple-Valued Logic
